RISC-V Graphics ISA

Preliminary Design

Who we are?

- We are a group of enthusiasts who espouse powerful but lowcost open-source hardware for students, makers, commercial users and anyone else interested in customizable hardware
- Atif Zafar (Pixilica)
 - www.pixilica.com
- Grant Jennings (GOWIN Semiconductor)
 - www.gowinsemi.com
- Ted Marena (CHIPS Alliance and Western Digital)
 - www.chipsalliance.org

RISC-V Graphics ISA

 3D graphics is now a standard part of many processor designs (Intel, ARM, Qualcomm, Samsung etc.) for consumer devices

The RISC-V ISA is rapidly gaining industry backing due to its

Berkeley Architecture Research Spantmicro Spanechips Western Digital.

CORTUS CISKY 中天微 与SiFive Rambus

Foundation: 100+ Members

bluespec ORION SAMSUNG Google QUALCOMM

open-source license

- Some industry support for graphics
 - Imagination Technologies PowerVR
 - Libre Open-Source GPU effort

A key part of the RISC-V ISA is that it is "extensible"

RISC-V ISA

- RISC-V has incremental modular ISA's that add functionality and complexity to a core design:
 - Base Integer: RV32I and RV64I
 - Add:
 - M: Integer Multiply/Divide
 - A: Atomic Instructions (for thread synchronization)
 - F: Single-Precision Floating Point
 - D: Double-Precision Floating Point
 - G: IMAFD (all of the above extensions combined)
 - C: Compressed Instruction Set (for atomic thread sync ops)
 - Q: 128-bit quad-wide floating point format
 - V: Vector Extensions (proposed)

Free & Open Reference Card

Base Integer Instructions: RV32I, RV64I, and RV128I RV Privileged Instructions										
								RV Privileged		
Category Name		_	RV32I Base	+RV	{64,128}		Category		_	V mnemonic
Loads Load Byte		LB	rd,rs1,imm				CSR Acce		CSRRW	rd,csr,rsl
Load Halfword		LH	rd,rs1,imm	00 00 00				mic Read & Set Bit		rd,csr,rsl
Load Word		LW	rd,rs1,imm	L{D Q}	rd, rs1,	imm	Atom	ic Read & Clear Bit		rd,csr,rsl
Load Byte Unsigned		LBU	rd,rs1,imm					Atomic R/W Imm		
Load Half Unsigned		LHU	rd,rs1,imm	L{W D}U	rd,rsl,	imm		ead & Set Bit Imm		
Stores Store Byte		SB	rs1,rs2,imm					ad & Clear Bit Imm		rd,csr,imm
Store Halfword		SH	rs1,rs2,imm				Change L		ECALL	
Store Word	S	SW	rs1,rs2,imm	S{D Q}	rs1,rs2	,imm	Enviro	nment Breakpoint	EBREAK	
Shifts Shift Left	R	SLL	rd,rs1,rs2	SLL{W D}	rd, rs1,	rs2	E	nvironment Return	ERET	
Shift Left Immediate	I	SLLI	rd, rs1, shamt	SLLI {W D}	rd, rs1,	shamt	Trap Red	irect to Superviso	MRTS	
Shift Right	R	SRL	rd,rs1,rs2	SRL{W D}	rd, rs1,	rs2	Redirect	Trap to Hypervisor	MRTH	
Shift Right Immediate	I	SRLI	rd, rs1, shamt	SRLI {W D}	rd, rsl,	shamt	Hypervisor	Trap to Supervisor	HRTS	
Shift Right Arithmetic	R	SRA	rd,rs1,rs2	SRA{W D}	rd, rs1,	rs2	Interrupt	: Wait for Interrupt	WFI	
Shift Right Arith Imm	I	SRAI	rd, rs1, shamt	SRAI {W D}	rd, rs1,	shamt	MMU	Supervisor FENCE	SFENCE	.VM rsl
Arithmetic ADD	R	ADD	rd,rs1,rs2	ADD{W D}	rd, rs1,	rs2				
ADD Immediate	I	ADDI	rd, rs1, imm	ADDI {W D}	rd, rs1,	imm				
SUBtract	R	SUB	rd,rs1,rs2	SUB{W D}	rd,rs1,	rs2				
Load Upper Imm	U	LUI	rd,imm	Ontio	nal Com	pres	sed (16-l	bit) Instructio	n Exte	nsion: RVC
Add Upper Imm to PC			rd,imm	Category	Name	Fmt	1	RVC		/I equivalent
Logical XOR	R	XOR	rd,rs1,rs2		oad Word	CL	C.LW r	d',rsl',imm		,rs1',imm*4
XOR Immediate	924		rd,rsl,imm		d Word SP	CI		d,imm		sp,imm*4
OR	R	OR	rd,rs1,rs2		ad Double	CL		d',rsl',imm	1000	,rs1',imm*8
OR Immediate		ORI								
		AND	rd,rs1,imm		Double SP	CL		d,imm		sp,imm*8
AND I			rd,rs1,rs2		oad Quad			d',rs1',imm		,rs1',imm*16
AND Immediate Compare Set <	R	ANDI	rd,rs1,imm	Stores St	d Quad SP	CI		d,imm		sp,imm*16
Set < Immediate			rd,rs1,rs2		e Word SP			s2,imm		',rs2',imm*4
			rd,rs1,imm			CS				,sp,imm*4
Set < Unsigned			rd,rs1,rs2		re Double			s1',rs2',imm		',rs2',imm*8
Set < Imm Unsigned		_	rd,rs1,imm	1	Double SP		F003070796030 80	s2,imm	A200 300000	,sp,imm*8
Branches Branch =		BEQ	rs1,rs2,imm		tore Quad	CS		sl',rs2',imm		',rs2',imm*16
Branch ≠		BNE	rs1,rs2,imm	Store	Quad SP			s2,imm		sp,imm*16
Branch <		BLT	rs1,rs2,imm	Arithmetic	58	CR	C.ADD	rd,rs1		rd,rd,rs1
Branch ≥		BGE	rs1,rs2,imm		ADD Word	CR	C.ADDW	rd,rs1		rd,rd,imm
Branch < Unsigned		BLTU	rs1,rs2,imm	200000000000000000000000000000000000000	mmediate	CI	C.ADDI	rd,imm		rd,rd,imm
Branch ≥ Unsigned			rs1,rs2,imm		Nord Imm		C.ADDIW	rd,imm		rd,rd,imm
Jump & Link J&L	1 00	JAL	rd,imm		Imm * 16		C.ADDI168			sp,sp,imm*16
Jump & Link Register			rd,rs1,imm		Imm * 4			N rd',imm		rd',sp,imm*4
Synch Synch thread	I	FENCE			mmediate	CI	C.LI	rd,imm		rd,x0,imm
Synch Instr & Data		FENCE.	.I	Load U	pper Imm	CI	C.LUI	rd,imm		rd,imm
System System CALL	I	SCALL			MoVe		C.MV	rd,rs1		rd,rs1,x0
System BREAK		SBREAK			SUB		C.SUB	rd,rsl		rd,rd,rsl
Counters ReaD CYCLE		RDCYCI		Shifts Shift		CI	C.SLLI	rd,imm		rd,rd,imm
ReaD CYCLE upper Half		RDCYCI		Branches		CB	C.BEQZ	rsl',imm		rs1',x0,imm
ReaD TIME		RDTIME			Branch≠0	CB	C.BNEZ	rs1',imm		rs1',x0,imm
ReaD TIME upper Half		RDTIME		Jump	Jump	CJ	C.J	imm		x0,imm
ReaD INSTR RETired		RDINST			p Register	CR	C.JR	rd,rsl		x0,rs1,0
ReaD INSTR upper Half	I	RDINST	TRETH rd	Jump & Li		CJ	C.JAL	imm		ra,imm
				Jump & Lin		CR	C.JALR	rsl	JALR	ra,rs1,0
				System Er	IV. BREAK	CI	C.EBREAK		EBREAK	
		. T						A (DIVC) Toolow		

32-bit Instruction Formats

31	30	25	24	21	20	19	15 14	12	11 8	7	6 (
	funct7			rs2		rsl	fun	ct3	r	d	opcode
		mm[1	1:0]			rs1	fun	ct3	r	d	opcode
	imm[11:5]			rs2		rs1	fun	ct3	imm	[4:0]	opcode
imm	12] imm[10:5]		rs2		rs1	fun	ct3	imm[4:1]	imm[11]	opcode
			in	nm[31:	12]				r	d	opcode
imm	20]	mm 1	0:1]	i	mm 11	im	m[19:12]		r	d	opcode

16-bit (RVC) Instruction Formats

funct4		ro	l/rs1		rs2		
funct3	imm	ro	i/rs1	i	imm		
funct3		imm	rs2			op	
funct3		i	mm		rd'	op	
funct3	imm		rs1'	imm	rd'	op	
funct3	imm		rs1'	imm	rs2'	op	
funct3	offset		rs1'	0	offset		
funct3			jump target			op	


RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

31 30 25	24 21 20	19 1	5 14 12	2 11 8 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[1	1:0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12] $imm[10:5]$	rs2	rs1	funct3	imm[4:1] $imm[11]$	opcode	B-type
						,
	imm[31:12]			rd	opcode	U-type
imm[20] $imm[10]$	0:1] imm[11]	imm[19:12]	rd	opcode	J-type



Proposed V Extension State

Standard RISC-V scalar x and f registers



Vector configuration **CSR** vcfg

Vector length CSR vlr Up to 32 vector data registers, v0-v31, of at least 4 elements each, with variable bits/element (8,16,32,64,128)

v31[0]	v31[1]	v31[MVL-1]
v1[0]	v1[1]	v1[MVL-1]
v0[0]	v0[1]	v0[MVL-1]

MVL is maximum vector length, implementation and configuration dependent, but MVL >= 4

p7[0]	p7[1]	p7[MVL-1]
p1[0]	p1[1]	p1[MVL-1]
p0[0]	p0[1]	p0[MVL-1]

8 vector predicate registers, with 1 bit per element

RISC-V <u>Vector</u> Extensions

- Instructions are defined for vector:
 - Data Movement
 - Move/load/store
 - Arithmetic
 - Add/Sub
 - Mul/Madd/Msub/Div
 - Min/Max/Clip
 - Sqrt/Dot prod
 - Logical ops
 - Shift/Rotate
 - And/Or/Xor/Merge
 - Branching
 - Gr/Le/Eq
- https://github.com/riscv/riscv-v-spec

RISC for Graphics

- We propose a new set of graphics instructions designed for 3d graphics and media processing
- These new instructions build on the base vector instruction set. We
 add support for new data types that are graphics specific.
- We will denote this as the "X" extension so it doesn't interfere with other RISC-V nomenclature.
- Advantage is this is a fused CPU-GPU ISA
- We call this RV32X

RV32X

- Motivation and Goals:
 - We want small, area-efficient designs
 - Custom programmability and extensibility
 - Low cost of IP ownership and development
 - Does not compete with commercial offerings
 - FPGA and ASIC targets
 - Free and open-source
 - Targeted to low-power microcontrollers
 - Strive to be DirectX (Shader Model 5) and OpenGL/ES and Vulkan compliant as we progress development

RV32X ISA

- Instructions will be 32-bits long (compliant with RISC-V ISA)
- Programming model is SIMD with some scalar operations for special functions
- Hardware will be a graphics vector accelerator attached to a host RISC-V core
- Instruction decode will happen partially on the host and partially in the accelerator using a special bit field in the instruction
- Architecture will support FPGA and ASIC designs as with the base RISC-V ISA
 - 16-bit fixed point (ideal for FPGAs)
 - 32-bit floating point (ASICs or FPGAs)
- Architecture defines a set of:
 - Hardwired base graphics and media instructions
 - User-Configurable RAM based micro-coded instructions for a run-time application-defined ISA extension

RV32X Data Types

- Scalars (8, 16, 24 and 32 bit fixed and floats)
 - Transcendentals (sincos, atan, pow, exp, log, rcp, rsq, sqrt etc.)
- Vectors (RV32-V)
 - We will support 2-4 element (8, 16 or 32 bits/element) vector operations along with specialized instructions for a general 3d graphics rendering pipeline
 - Points, Pixels, Texels (essentially "special" vectors)
 - XYZW points (64 and 128 bit fixed and floats)
 - RGBA pixels (8, 16, 24 and 32 bit pixels)
 - UVW texels (8, 16 bits per component)
 - Lights and Materials (Ia, ka, Id, kd, Is, ks...)

Matrices

- 2x2, 3x3 and 4x4 matrices will be supported as a native data type along with memory structures to support them
- Attribute Vectors (XYZWRGBAUVWHNxNyNz...)
 - Essentially represented in a 4x4 matrix

RV32X Register Set

- 136-bit "configurable" vector registers
 - Splits: 4x32b, 8x16b or 16x8b
 - 8-bit Configuration bits define data types:
 - Pixels (RGBA)
 - Points (XYZW)
 - Vectors (2,3,4 components)
 - Matrix stacks (16 component across registers)
 - · Lighting, Viewing, Projection Parameters
 - Texture Coordinates
 - Pixel and Frame-buffer Operations (ROPs, bitblt)
 - Attribute Arrays and Differentials
 - Scalar constants and variables (i.e. math functions)
 - Any other user defined types
 - Have 256 possible data types that can be application defined
 - For example AOS or SOA formats (ArrayOfStructure or StructureOfArray)
- Register Files will support random access by register name or using a push-pop FIFO like functionality.

RV32X Vector/Math Instructions

- Vector/Matrix Processing: 2,3,4 components
 - SetVec/SetMat
 - Push/Pop (vec/mat)
 - MatAddSub/MatMul
 - VecMat/ScalarVec
 - Dot/Cross
 - Dist/Len
 - Trans/Inv/Det/Norm
 - Swz (swizzle components, bits)
 - Lerp/Slerp
- Transcendental Math (scalar)
 - Sincos, atan, exp, pow, log, rcp, rsq, sqrt, cordic
 - Min/Max/Rnd/Floor/Ceil/Lerp/Slerp

RV32X Pixel/Texture Instructions

- Pixel Instructions
 - SetPix/ClrPix/GetPix
 - Blend
 - Ztest
 - ROP
- Texture Instructions
 - Tex2d, Tex3d
 - TexEnv
 - TexGen
 - MipMap
 - Persp
 - TexLoad
 - TexCodec

RV32X Frame Buffer Instructions

- Frame Buffer Instructions
 - SetZ/ClrZ
 - SetArea/ClrArea
 - Sync/Scanout
 - Compress/Decomp
 - BitBlt
 - Improc
 - ConfigBuffer
- Frame Buffer itself can be configured:
 - Pixel Buffer, Geometry Buffer, Texture Buffer, A-Buffer, etc.

RV32X Graphics Instructions

- Optional Graphics Instructions (micro-coded)
 - ModelView
 - Backface
 - Lookat
 - Proj
 - Clip2/Clip3
 - Lit (a,d,s)
 - Persp
 - InterpStep (i.e. Bresenham DDA or scanline attributes)
 - Window
 - TexMap
 - Z-Test
 - AlphaBlend
 - FragMerge
- MicroCode Instructions
 - LoadMicroCode (instruction to load custom micro-instructions into ucode RAM)
 - ClearMicroCode


Advantages of Fused CPU-GPU ISA

- Can implement a standard graphics pipeline in microcode
- Support for Custom Shaders
- Can implement Ray-Tracing extensions
- Vector support for Numerical Simulations
- 8-bit integer data types for AI/Machine Learning
- Can implement Custom rasterizers
 - Splines
 - SubDiv Surfaces
 - Patches
- Can implement Custom pipeline "stages"
 - Custom geometry/pixel/frame buffer stages
 - Custom tessellators
 - Custom instancing operations


RV32X Reference Implementation

- Instruction/Data SRAM Cache (32KB)
- Microcode SRAM(8KB)
- Dual Function Instruction Decoder
 - Hardwired implementing RV32V and X
 - Micro-coded Instruction Decoder for custom ISA
- Quad Vector ALU (32 bits/ALU fixed/float)
- 136-bit Register Files (1K elements)
- Special Function Unit
- Texture Unit
- Configurable "local" Frame Buffer

RV32X Hardware



Scalable Design



Used as "shaders" in a multicore design

Novel Ideas

- Fused unified CPU-GPU ISA
- Configurable registers for custom data types
- User-defined SRAM based micro-code for application defined custom hardware extensions
 - Custom rasterizer stages
 - Ray tracing
 - Machine Learning
 - Computer Vision
- Same design serves both as a stand-alone graphics microcontroller or scalable shader unit
- Data formats support FPGA-native or ASIC implementations

Key Points and Next Steps

- This is a very early spec in development, subject to change based on stakeholder and your input. We will have a discussion forum set up.
- Immediate goal is to build a sample implementation
 - Instruction Set Simulator
 - FPGA implementation using open-source IP
 - Custom IP designed as open-source project
 - Demos and Benchmarks
- If anyone interested in helping with this please reach out to one of us. Thank you!

Thank You! Questions?

Atif Zafar

Atif@Pixilica.com